Abstract: This paper proposes a scan disabling-based BIST-aided scan test (BAST) scheme. In this scheme, a pseudo-random pattern generator (PRPG) generates test vector for each slice in multiple scan chains. Using scan disabling technique, the generated test vector is shifted into the scan chains until it is compatible with its corresponding slice for a deterministic test set with don't care bits. An automatic test equipment (ATE) only needs to store the control signals instead of test data. The proposed scheme that is based on the standard scan and uses any test set with don't care bits is widely applicable and easy to deploy. Its hardware overhead that is a PRPG, phase shifter, MISR and scan disable signal is very low. Theoretical analysis and experimental results show the proposed scheme can achieve higher compression gain compared with previous low cost scheme when care bits are few.
Introduction
Full scan design is one of the most popular design for testability (DFT) methodologies and is commonly used in integrated circuits (ICs), in system on chip (SOC) cores nowadays or in 3D chips in the future. However, the test application time, test power dissipation and test data volume of full scan testing are very large. The growing test data volume causes excessively high test cost due to long test application time and large automatic test equipment (ATE) memory requirements. Existing test data compression methods mainly include four categories: non-linear code-based [1, 2] , broadcast-based [3, 4] , linear decompression-based [5, 6] and BIST-aided [7, 8] scan test schemes.
The technique in [1] reduces test data volume effectively using frequency directed (FDR) codes. [2] proposes a multilevel-Huffman coding for test data compression. The compression gains of these techniques are affected by the distribution of specified bits 0 and 1. Based on the compatibility of scan cells, [3] proposes a scan architecture where the same test data are copied into the compatible segments simultaneously. [4] utilizes the circuit topology to construct Illinois Scan configuration for a given design. However, in these techniques, the scan cells are reordered. Wiring overhead might be another serious issue. [5] proposes an embedded deterministic test scheme using an embedded ring generator and a new deterministic test-pattern generation technique. In [6] , pseudo-random pattern generator (PRPG)-based compression gain is increased by modifying test generation so that the justification of certain decision nodes is delayed and merged with PRPG seed computation. However, a test set generated by other automatic test pattern generation (ATPG) tools may not adapt to these techniques. Based on BIST-aided scan test (BAST), [7] can compress test stimuli and responses effectively by introducing few new instructions. [8] reduces the number of bit-flips by increasing the number of don't care (X) bits in a test set. In this paper, we propose a scan disabling-based BAST scheme to reduce test application time and test data volume. In this scheme, the flip-flops are grouped into N scan chains, where N is a positive integer. A PRPG generates test vector for each slice. The generated test vector is shifted into the scan chains if it is compatible with its corresponding slice for a deterministic test set with X bits.
The proposed scheme
In this section, we present a scan disabling-based BAST scheme shown in Fig. 1 (a) . The proposed scheme divides the scan cells into N scan chains. In this paper, we do not care of the order of scan cells. A PRPG generates test vectors for the circuit under test (CUT) via a phase shifter. A scan chain disabling signal is added to control if the scan chains are active to shift in the test data. This scheme also uses a multiple input shift register (MISR) to reduce test responses data volume.
Usually, the specified bits in a deterministic test set generated by an ATPG are very few. A pseudo-random vector is generated by the PRPG. If the pseudo-random vector is not compatible with the test vector in a slice shown in Fig. 1 (c) , the clock of the scan chains are gated by a scan chain disabling signal which is an input from an ATE. Otherwise, all the scan chains are active to load the test vector.
For instance, Fig. 1 (b) shows a pseudo-random vector sequence generated by a PRPG. Fig. 1 (c) shows a test cube generated by an ATPG tool for the slices. Because the rightmost vectors of Fig. 1 (b) and (c) are incompatible, the pseudo-random vector cannot be shifted in. A scan disabling signal is set to 0 to gate the clock of the scan chains. The second (from right side) pseudo-random vector is compatible with the rightmost slice. Therefore, the scan disabling signal is set to 1 to active the scan chains to shift in the vector. We do this process until all scan cells have their test values. The applied test pattern is pseudo-random. Therefore, in our proposed scheme, the quality of the test patterns is high. In this scheme, an ATE only needs to store the control signals instead of test data.
Performance analysis
Our proposed scan disabling-based BAST test compression scheme effectively reduces test application time and test data volume. This section will describe the theoretical analysis of the compression performance of the proposed scheme.
Lemma 1 If the number of specific bits m in a slice obeys Poisson distribution, the possibility of
m = k, P {m = k} = (rN ) k e −rN k! , k = 0, 1, · · · ,
where r is the specified bit rate of a test set, N is the number of scan chains.
A vector sequence is the pseudo-random vector sequence where the last vector is compatible with its corresponding test slice. The shortest vector sequence is the pseudo-random vector sequence with the shortest length.
Theorem 1 If the number of specified bits in a test slice is k, the expectation of length of the shortest vector sequence, generated by a PRPG, EL k is 2 k .
Proof: ∵ The probability that the first i-1 vectors are incompatible and the i-th vector is compatible with its test slice is
Theorem 2 If the number of specified bits m in a slice obeys Poisson distribution and a PRPG generate random slice sequence, the minimum expectation of test shift time TST min for a test set is e × R, where e is Euler's constant, R is the total specified bits in the test set.
Proof: 
This scheme only needs to store e · R bits in ATE instead of storing the total test set (R/r bits). The compression gain β L for the proposed scheme is given as follows. Fig. 2 shows a comparison between the compression gain β L , β max and β F , where β F and β max are the compression gain corresponding to FDR codes and its upper bound respectively. Here, we assume the probabilities of 0 s and 1 s in a test set are equal. Thus, using 0-filling, the probability of 0 s is 1-r/2 for FDR codes. Fig. 2 (a) shows that compression gain for our proposed scheme is always higher than that for FDR codes and its upper bound for all values of r<0.18 (18%) and r<0.12 (12%) respectively. Fig. 2 (b) shows that, for small values of r, there is a significant difference between β L , β max and β F . For instance, when r=0.002 (0.2%), the compression gain of our proposed scheme is about thrice and twice than those of FDR codes and its upper bound respectively. Hence, these results show that our proposed scheme is inherently superior to FDR codes. Its compression gain surpasses the fundamental entropy bounds.
Test data generated by an ATPG is typically only less than 5% specified bits. In particular, for larger industry circuits, the specified bit rate is quite low. Therefore, our proposed scheme is more effective for large circuits.
Experimental results
We have conducted experiments on full scan version of ISCAS'89 benchmark circuits for the proposed compression scheme. In the experiments, we first use the ATPG tool "TetraMAX" of Synopsys to generate test cubes for single stuck-at faults. After that, the test cubes are reordered by descending order of care bits. Next, a linear feedback shift register (LFSR) generates test vectors used the proposed scheme. Finally, we perform fault simulation using "HOPE" to remove the test patterns that cannot test any new faults. Table I shows the compression results of larger benchmark circuits of ISCAS'89 for our proposed scheme and FDR. The number of scan chains (N ) is the one that has the best compression gain. Notice that N is a little larger than 1/r. The main reason is that after performing fault simulation the test patterns which have less care bits are more likely to be removed. In this paper, the test compression gain was computed as "size of the test set (T D )"/"size of encoded test set (T E )" or the percentages of T E /T D . From this table, we can see our proposed scheme can achieve very high test compression gain up to 11741 times for s35932. The percentages of T E /T D are very low, especially lower than the care bits rate in the original test set. Compared with FDR in [1] using different test set, our proposed scheme also achieves 26.7% improvement. 
Conclusions
We propose a scan disabling-based BIST-aided scan test (BAST) scheme which reduces test data volume and test application time by one, two or three orders of magnitude reduction. The theoretical analysis shows that the compression gain of our proposed scheme is always higher than that for FDR codes when care bits are less than 18% of the total test bits. Experimental results also show the effectiveness of the proposed scheme.
